

An example of a research compiler


EECS 322: Compiler Construction

Simone Campanoni
Robby Findler



5/25/2016

Sequential programs are not accelerating like they used to



Multicores are underutilized

Single application:

Not enough explicit parallelism


- Developing parallel code is hard
- Sequentially-designed code is still ubiquitous

Multiple applications:


Only a few CPU-intensive applications running concurrently in client devices

Parallelizing compiler:
Exploit unused cores
to accelerate
sequential programs

Non-numerical programs
need to be parallelized




Non-numerical
programs




Numerical
programs

Parallelize loops to parallelize a program




DOACROSS parallelism




DOACROSS parallelism

Sequential
segment
Parallel
segment




HELIX: DOACROSS for multicore

[Campanoni et al, CGO 2012, Campanoni et al, DAC 2012, Campanoni et al, IEEE Micro 2012]




HELIX: DOACROSS for multicore

[Campanoni et al, CGO 2012, Campanoni et al, DAC 2012, Campanoni et al, IEEE Micro 2012]




HELIX: DOACROSS for multicore

[Campanoni et al, CGO 2012, Campanoni et al, DAC 2012, Campanoni et al, IEEE Micro 2012]




HELIX: DOACROSS for multicore

[Campanoni et al, CGO 2012, Campanoni et al, DAC 2012, Campanoni et al, IEEE Micro 2012]




HELIX: DOACROSS for multicore

[Campanoni et al, CGO 2012, Campanoni et al, DAC 2012, Campanoni et al, IEEE Micro 2012]




Parallelize loops to parallelize a program



Parallelize loops to parallelize a program


Innermost
loops

Outermost
loops



HELIX: DOACROSS for multicore


[Campanoni et al, CGO 2012, Campanoni et al, DAC 2012, Campanoni et al, IEEE Micro 2012]



Outline

Small Loop Parallelism and HELIX


[CGO 2012
DAC 2012,
IEEE Micro 2012]



→ HELIX-RC: Architecture/Compiler Co-Design


[ISCA 2014]

Small loops




HELIX-UP: Unleash Parallelization


[CGO 2015]




SLP challenge: short loop iterations



SLP challenge: short loop iterations



SLP challenge: short loop iterations



A compiler-architecture co-design to efficiently execute short iterations

Compiler

- Identify latency-critical code in each small loop
 - Code that generates shared data
- Expose information to the architecture


Wait 0




Architecture: Ring Cache

- Reduce the communication latency on the critical path

Light-weight enhancement of today's multicore architecture




Light-weight enhancement of today's multicore architecture



Simulator: XIOSim, DRAMSim
Compiler : ILDJIT (LLVM)


Latency: 1 cycle

Bandwidth: 70 bits for signals
68 bits for data




98% hit rate

The importance of HELIX-RC




The importance of HELIX-RC



Outline


Small Loop Parallelism and HELIX

[CGO 2012
DAC 2012,
IEEE Micro 2012]




HELIX-RC: Architecture/Compiler Co-Design

[ISCA 2014]




→ HELIX-UP: Unleash Parallelization

[CGO 2015]



Opportunity: relax program semantics


- Some workloads tolerate output distortion



- Output distortion is workload-dependent

Relaxing transformations remove performance bottlenecks


- Sequential bottleneck




Relaxing transformations remove performance bottlenecks

- Sequential bottleneck
- Communication bottleneck
- Data locality bottleneck

Relaxing transformations remove performance bottlenecks



Design space of HELIX-UP



- 1) User provides output distortion limits
- 2) System finds the best configuration
- 3) Run parallelized code with that configuration

Pruning the design space

Empirical observation:


Transforming a code region affects only the loop it belongs to

50 loops, 2 code regions per loop
2 transformations per code region

$$\begin{array}{l} \text{Complete space} \\ \text{Pruned space} \end{array} = 50 * (2^2) = \boxed{\begin{array}{l} 2^{100} \\ 200 \end{array}}$$

How well does HELIX-UP perform?


HELIX-UP unblocks extra parallelism HELIX: no relaxing transformations with small output distortions



Nehalem 6 cores
2 threads per core




HELIX-UP unblocks extra parallelism with small output distortions



Nehalem 6 cores
2 threads per core




Performance/distortion tradeoff



Run time code tuning

- Static HELIX-UP decides how to transform the code based on profile data averaged over inputs
- The runtime reacts to transient bottlenecks by adjusting code accordingly


Adapting code at run time unlocks more parallelism




HELIX-UP improves more than just performance

- Robustness to DDG inaccuracies
- Consistent performance
across platforms

Relaxed transformations to be robust to DDG inaccuracies




Relaxed transformations for consistent performance




Small Loop Parallelism and HELIX

- *Parallelism hides in small loops*




HELIX-RC: Architecture/Compiler Co-Design

- *Irregular programs require low latency*



HELIX-UP: Unleash Parallelization


- *Tolerating distortions boosts parallelization*



Thank you!


Small Loop Parallelism and HELIX

- *Parallelism hides in small loops*



HELIX-RC: Architecture/Compiler Co-Design

- *Irregular programs require low latency*



HELIX-UP: Unleash Parallelization

- *Tolerating distortions boosts parallelization*

