



**EECS 361**  
**Computer Architecture**  
**Lecture 10: Designing a Multiple Cycle Processor**

# Recap: A Single Cycle Datapath

- ° We have everything except control signals (underline)
  - Today's lecture will show you how to generate the control signals




# Recap: PLA Implementation of the Main Control



# The Big Picture: Where are We Now?

- ° The Five Classic Components of a Computer




- ° Today's Topic: Designing the Datapath for the Multiple Clock Cycle Datapath

# **Outline of Today's Lecture**

- **Recap and Introduction**
- **Introduction to the Concept of Multiple Cycle Processor**
- **Multiple Cycle Implementation of R-type Instructions**
- **What is a Multiple Cycle Delay Path and Why is it Bad?**
- **Multiple Cycle Implementation of Or Immediate**
- **Multiple Cycle Implementation of Load and Store**
- **Putting it all Together**


# Abstract View of our single cycle processor



- ° looks like a FSM with PC as state

# What's wrong with our CPI=1 processor?

Arithmetic & Logical



Load



Store



Branch



- **Long Cycle Time**
- **All instructions take as much time as the slowest**
- **Real memory is not so nice as our idealized memory**
  - cannot always get the job done in one (short) cycle


# Drawbacks of this Single Cycle Processor

- Long cycle time:
  - Cycle time must be long enough for the load instruction:
    - PC's Clock -to-Q +
    - Instruction Memory Access Time +
    - Register File Access Time +
    - ALU Delay (address calculation) +
    - Data Memory Access Time +
    - Register File Setup Time +
    - Clock Skew
- Cycle time is much longer than needed for all other instructions.  
Examples:
  - R-type instructions do not require data memory access
  - Jump does not require ALU operation nor data memory access

# Overview of a Multiple Cycle Implementation

- The root of the single cycle processor's problems:
  - The cycle time has to be long enough for the slowest instruction
- Solution:
  - Break the instruction into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
    - Cycle time: time it takes to execute the longest step
    - Keep all the steps to have similar length
  - This is the essence of the multiple cycle processor
- The advantages of the multiple cycle processor:
  - Cycle time is much shorter
  - Different instructions take different number of cycles to complete
    - Load takes five cycles
    - Jump only takes three cycles
  - Allows a functional unit to be used more than once per instruction


# The Five Steps of a Load Instruction



# Register File & Memory Write Timing: Ideal vs. Reality


- In previous lectures, register file and memory are simplified:

- Write happens at the clock tick
- Address, data, and write enable must be stable one “set-up” time before the clock tick





- In real life:

- Neither register file nor ideal memory has the clock input
- The write path is a combinational logic delay path:
  - Write enable goes to 1 and Din settles down
  - Memory write access delay
  - Din is written into mem[address]
- Important: Address and Data must be stable BEFORE Write Enable goes to 1



# Race Condition Between Address and Write Enable

- This “real” (no clock input) register file may not work reliably in the single cycle processor because:
  - We cannot guarantee  $Rw$  will be stable BEFORE  $RegWr = 1$
  - There is a “race” between  $Rw$  (address) and  $RegWr$  (write enable)
- The “real” (no clock input) memory may not work reliably in the single cycle processor because:
  - We cannot guarantee Address will be stable BEFORE  $WrEn = 1$
  - There is a race between  $Adr$  and  $WrEn$




# How to Avoid this Race Condition?

- ° Solution for the multiple cycle implementation:
  - Make sure Address is stable by the end of Cycle N
  - Assert Write Enable signal ONE cycle later at Cycle (N + 1)
  - Address cannot change until Write Enable is disasserted

# Dual-Port Ideal Memory

- Dual Port Ideal Memory
  - Independent Read (RAdr, Dout) and Write (WAdr, Din) ports
  - Read and write (to different location) can occur at the same cycle
- Read Port is a combinational path:
  - Read Address Valid -->
  - Memory Read Access Delay -->
  - Data Out Valid
- Write Port is also a combinational path:
  - MemWrite = 1 -->
  - Memory Write Access Delay -->
  - Data In is written into location[WrAdr]



# **Questions and Administrative Matters**


# Instruction Fetch Cycle: In the Beginning

- ° Every cycle begins right AFTER the clock tick:

- $\text{mem}[\text{PC}] \quad \text{PC}<31:0> + 4$




You are here!




# Instruction Fetch Cycle: The End

- Every cycle ends AT the next clock tick (storage element updates):

- $\text{IR} \leftarrow \text{mem}[\text{PC}]$        $\text{PC}_{<31:0>} \leftarrow \text{PC}_{<31:0>} + 4$




# Instruction Fetch Cycle: Overall Picture




# Register Fetch / Instruction Decode

- °  $\text{busA} \leftarrow \text{RegFile}[rs]$  ;  $\text{busB} \leftarrow \text{RegFile}[rt]$  ;
- ° ALU is not being used:  $\text{ALUctr} = xx$





# Register Fetch / Instruction Decode (Continue)

- $\text{busA} \leftarrow \text{Reg}[rs]$  ;  $\text{busB} \leftarrow \text{Reg}[rt]$  ;
- Target  $\leftarrow \text{PC} + \text{SignExt}(\text{Imm16}) * 4$




# Branch Completion

- ° if ( $\text{busA} == \text{busB}$ )
  - $\text{PC} \leftarrow \text{Target}$




# Instruction Decode: We have a R-type!

- ° Next Cycle: R-type Execution




# R-type Execution

° ALU Output <- busA op busB



# R-type Completion

°  $R[rd] \leftarrow ALU\ Output$




# A Multiple Cycle Delay Path

- ° There is no register to save the results between:

- Register Fetch: busA  $\leftarrow \text{Reg}[rs]$  ; busB  $\leftarrow \text{Reg}[rt]$

- R-type Execution: ALU output  $\leftarrow \text{busA op busB}$

- R-type Completion: Reg[rd]  $\leftarrow \text{ALU output}$




# A Multiple Cycle Delay Path (Continue)

- ° Register is NOT needed to save the outputs of Register Fetch:
  - $\text{IRWr} = 0$ : busA and busB will not change after Register Fetch
- ° Register is NOT needed to save the outputs of R-type Execution:
  - busA and busB will not change after Register Fetch
  - Control signals ALUSelA, ALUSelB, and ALUOp will not change after R-type Execution
  - Consequently ALU output will not change after R-type Execution
- ° In theory (P. 316, P&H), you need a register to hold a signal value if:
  - (1) The signal is computed in one clock cycle and used in another.
  - (2) AND the inputs to the functional block that computes this signal can change before the signal is written into a state element.
- ° You can save a register if Cond 1 is true BUT Cond 2 is false:
  - But in practice, this will introduce a multiple cycle delay path:
    - A logic delay path that takes multiple cycles to propagate from one storage element to the next storage element

# Pros and Cons of a Multiple Cycle Delay Path


- ° A 3-cycle path example:
  - IR (storage) -> Reg File Read -> ALU -> Reg File Write (storage)
- ° Advantages:
  - Register savings
  - We can share time among cycles:
    - If ALU takes longer than one cycle, still “a OK” as long as the entire path takes less than 3 cycles to finish



# Pros and Cons of a Multiple Cycle Delay Path (Continue)


- Disadvantage:

- Static timing analyzer, which ONLY looks at delay between two storage elements, will report this as a timing violation
- You have to ignore the static timing analyzer's warnings




# Instruction Decode: We have an Ori!

- ° Next Cycle: Ori Execution




# Ori Execution

- ° ALU output  $\leftarrow$  busA or ZeroExt[Imm16]




# Ori Completion

◦  $\text{Reg}[rt] \leftarrow \text{ALU output}$




# Memory Address Calculation

° ALU output <- busA + SignExt[Imm16]




# Memory Access for Store

°  $\text{mem}[\text{ALU output}] \leftarrow \text{busB}$




# Memory Access for Load

° Mem Dout <- mem[ALU output]




# Write Back for Load


°  $\text{Reg}[rt] \leftarrow \text{Mem Dout}$



# Putting it all together: Multiple Cycle Datapath



# Putting it all together: Control State Diagram



# Summary

- Disadvantages of the Single Cycle Processor
  - Long cycle time
  - Cycle time is too long for all instructions except the Load
- Multiple Cycle Processor:
  - Divide the instructions into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
- Do NOT confuse Multiple Cycle Processor with Multiple Cycle Delay Path
  - Multiple Cycle Processor executes each instruction in multiple clock cycles
  - Multiple Cycle Delay Path: a combinational logic path between two storage elements that takes more than one clock cycle to complete
- It is possible (desirable) to build a MC Processor without MCDP:
  - Use a register to save a signal's value whenever a signal is generated in one clock cycle and used in another cycle later