

Computer Architecture
ECE 361
Lecture 5: The Design Process & ALU Design

361 design.1

Quick Review of Last Lecture

361 design.2

MIPS ISA Design Objectives and Implications

°Support general OS and C-style language needs

°Support general and embedded applications

°Use dynamic workload characteristics from general purpose program traces and SPECint to guide design decisions

°Implement processor core with a relatively small number of gates

°Emphasize performance via fast clock

Traditional data types, common operations, typical addressing modes

RISC-style:
Register-Register / Load-Store

361 design.3


MIPS jump, branch, compare instructions

°	<u>Instruction</u>	<u>Example</u>	<u>Meaning</u>
°	branch on equal	beq \$1,\$2,100	if (\$1 == \$2) go to PC+4+100 Equal test; PC relative branch
°	branch on not eq.	bne \$1,\$2,100	if (\$1!= \$2) go to PC+4+100 Not equal test; PC relative
°	set on less than	slt \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0 Compare less than; 2's comp.
°	set less than imm.	slti \$1,\$2,100	if (\$2 < 100) \$1=1; else \$1=0 Compare < constant; 2's comp.
°	set less than uns.	sltu \$1,\$2,\$3	if (\$2 < \$3) \$1=1; else \$1=0 Compare less than; natural numbers
°	set l. t. imm. uns.	sltiu \$1,\$2,100	if (\$2 < 100) \$1=1; else \$1=0 Compare < constant; natural numbers
°	jump	j 10000	go to 10000 Jump to target address
°	jump register	jr \$31	go to \$31 For switch, procedure return
°	jump and link	jal 10000	\$31 = PC + 4; go to 10000 For procedure call

361 design.4

Example: MIPS Instruction Formats and Addressing Modes


- All instructions 32 bits wide



361 design.5

MIPS Instruction Formats

- Fixed instruction size: 4 bytes
- I-type:
 - $rt \Leftarrow Memory[rs + IMM]$
 - $rt \Leftarrow rs \text{ op } IMM$
 - if $(rs == 0) \text{ PC} += IMM$
 - $[r31 = PC+4] \text{ PC} \Leftarrow rs1$
- R-type:
 - $rd \Leftarrow rs \text{ op } rt$
- J-type:
 - $PC += Offset$
 - $r31 \Leftarrow PC+4; \text{ PC} += Offset$




361 design.6

MIPS Operation Overview

- Arithmetic logical
 - Add, AddU, Addl, ADDIU, Sub, SubU
 - And, Andl, Or, Orl
 - SLT, SLTI, SLTU, SLTIU
 - SLL, SRL
- Memory Access
 - LW, LB, LBU
 - SW, SB

361 design.7

Branch & Pipelines




By the end of Branch instruction, the CPU knows whether or not the branch will take place.

However, it will have fetched the next instruction by then, regardless of whether or not a branch will be taken.

Why not execute it?

361 design.8



Outline of Today's Lecture

- An Overview of the Design Process
- Illustration using ALU design
- Refinements

The Design Process

"To Design Is To Represent"

Design activity yields description/representation of an object

- Traditional craftsman does not distinguish between the conceptualization and the artifact
- Separation comes about because of complexity
- The concept is captured in one or more *representation languages*
- This process IS design

Design Begins With Requirements


- Functional Capabilities: what it will do
- Performance Characteristics: Speed, Power, Area, Cost, . . .

361 design.11

Design Process

Design Finishes As Assembly

- Design understood in terms of components and how they have been assembled
- Top Down *decomposition* of complex functions (behaviors) into more primitive functions
- bottom-up *composition* of primitive building blocks into more complex assemblies



Design is a "creative process," not a simple method

361 design.12

Design Refinement

Informal System Requirement

Initial Specification

Intermediate Specification

Final Architectural Description

Intermediate Specification of Implementation


Final Internal Specification

Physical Implementation

refinement
increasing level of detail

361 design.13

Design as Search



Design involves educated guesses and verification

- Given the goals, how should these be prioritized?
- Given alternative design pieces, which should be selected?
- Given design space of components & assemblies, which part will yield the best solution?

Feasible (good) choices vs. Optimal choices

361 design.14

Problem: Design a “fast” ALU for the MIPS ISA

- Requirements?
- Must support the Arithmetic / Logic operations
- Tradeoffs of cost and speed based on frequency of occurrence, hardware budget


361 design.15

MIPS ALU requirements

- Add, AddU, Sub, SubU, Addl, AddIU
 - => 2's complement adder/sub with overflow detection
- And, Or, Andl, Orl, Xor, Xorl, Nor
 - => Logical AND, logical OR, XOR, nor
- SLTI, SLTIU (set less than)
 - => 2's complement adder with inverter, check sign bit of result

361 design.16

MIPS arithmetic instruction format



Type	op	funct
ADDI	10	xx
ADDIU	11	xx
SLTI	12	xx
SLTIU	13	xx
ANDI	14	xx
ORI	15	xx
XORI	16	xx
LUI	17	xx

Type	op	funct
ADD	00	40
ADDU	00	41
SUB	00	42
SUBU	00	43
AND	00	44
OR	00	45
XOR	00	46
NOR	00	47

Type	op	funct
	00	50
	00	51
SLT	00	52
SLTU	00	53

- ° Signed arith generate overflow, no carry

361 design.17

Design Trick: divide & conquer

- ° Break the problem into simpler problems, solve them and glue together the solution
- ° Example: assume the immediates have been taken care of before the ALU
 - 10 operations (4 bits)

00	add
01	addU
02	sub
03	subU
04	and
05	or
06	xor
07	nor
12	slt
13	sltU

361 design.18

Refined Requirements


(1) Functional Specification

inputs: 2 x 32-bit operands A, B, 4-bit mode (sort of control)

outputs: 32-bit result S, 1-bit carry, 1 bit overflow

operations: add, addu, sub, subu, and, or, xor, nor, slt, sltu

(2) Block Diagram (CAD-TOOL symbol, VHDL entity)



361 design.19

Behavioral Representation: VHDL

```
Entity ALU is
  generic (c_delay: integer := 20 ns;
           S_delay: integer := 20 ns);


  port ( signal A, B: in  vlbit_vector (0 to 31);
         signal   m: in  vlbit_vector (0 to 3);
         signal   S: out vlbit_vector (0 to 31);
         signal   c: out vlbit;
         signal   ovf: out vlbit)
end ALU;

...

S <= A + B;
```

361 design.20


Design Decisions



- Simple bit-slice
 - big combinational problem
 - many little combinational problems
 - partition into 2-step problem
- Bit slice with carry look-ahead
- . . .

361 design.21

Refined Diagram: bit-slice ALU



361 design.22

7-to-2 Combinational Logic


° start turning the crank . . .

	Function	Inputs							Outputs		K-Map
		M0	M1	M2	M3	A	B	Cin	S	Cout	
0	add	0	0	0	0	0	0	0	0	0	
127											

361 design.23

A One Bit ALU


° This 1-bit ALU will perform AND, OR, and ADD



361 design.24

A One-bit Full Adder

- ° This is also called a (3, 2) adder
- ° Half Adder: No CarryIn nor CarryOut
- ° Truth Table:



Inputs			Outputs		Comments
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	0 + 0 + 0 = 00
0	0	1	0	1	0 + 0 + 1 = 01
0	1	0	0	1	0 + 1 + 0 = 01
0	1	1	1	0	0 + 1 + 1 = 10
1	0	0	0	1	1 + 0 + 0 = 01
1	0	1	1	0	1 + 0 + 1 = 10
1	1	0	1	0	1 + 1 + 0 = 10
1	1	1	1	1	1 + 1 + 1 = 11

361 design.25

Logic Equation for CarryOut

Inputs			Outputs		Comments
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	0 + 0 + 0 = 00
0	0	1	0	1	0 + 0 + 1 = 01
0	1	0	0	1	0 + 1 + 0 = 01
0	1	1	1	0	0 + 1 + 1 = 10
1	0	0	0	1	1 + 0 + 0 = 01
1	0	1	1	0	1 + 0 + 1 = 10
1	1	0	1	0	1 + 1 + 0 = 10
1	1	1	1	1	1 + 1 + 1 = 11

- ° $\text{CarryOut} = (!A \& B \& \text{CarryIn}) \mid (A \& !B \& \text{CarryIn}) \mid (A \& B \& !\text{CarryIn}) \mid (A \& B \& \text{CarryIn})$
- ° $\text{CarryOut} = B \& \text{CarryIn} \mid A \& \text{CarryIn} \mid A \& B$

361 design.26

Logic Equation for Sum

Inputs			Outputs		Comments
A	B	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00$
0	0	1	0	1	$0 + 0 + 1 = 01$
0	1	0	0	1	$0 + 1 + 0 = 01$
0	1	1	1	0	$0 + 1 + 1 = 10$
1	0	0	0	1	$1 + 0 + 0 = 01$
1	0	1	1	0	$1 + 0 + 1 = 10$
1	1	0	1	0	$1 + 1 + 0 = 10$
1	1	1	1	1	$1 + 1 + 1 = 11$

$$\begin{aligned} \circ \text{ Sum} = & (!A \& !B \& \text{CarryIn}) \mid (!A \& B \& !\text{CarryIn}) \mid (A \& !B \& !\text{CarryIn}) \\ & \mid (A \& B \& \text{CarryIn}) \end{aligned}$$

361 design.27

Logic Equation for Sum (continue)

$$\circ \text{ Sum} = (!A \& !B \& \text{CarryIn}) \mid (!A \& B \& !\text{CarryIn}) \mid (A \& !B \& !\text{CarryIn}) \mid (A \& B \& \text{CarryIn})$$

$$\circ \text{ Sum} = A \text{ XOR } B \text{ XOR } \text{CarryIn}$$


° Truth Table for XOR:

X	Y	X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0


361 design.28

Logic Diagrams for CarryOut and Sum

- ° $\text{CarryOut} = B \& \text{CarryIn} \mid A \& \text{CarryIn} \mid A \& B$




- ° $\text{Sum} = A \text{ XOR } B \text{ XOR } \text{CarryIn}$



361 design.29


Seven plus a MUX ?

- ° Design trick 2: take pieces you know (or can imagine) and try to put them together
- ° Design trick 3: solve part of the problem and extend



361 design.30


A 4-bit ALU



361 design.31

How About Subtraction?

- ° Keep in mind the followings:
- $(A - B)$ is the that as: $A + (-B)$
 - 2's Complement: Take the inverse of every bit and add 1
- ° Bit-wise inverse of B is !B:
- $A + !B + 1 = A + (!B + 1) = A + (-B) = A - B$




361 design.32

Additional operations

° $A - B = A + (-B)$

- form two complement by invert and add one




Set-less-than? – left as an exercise

361 design.33

Revised Diagram

- ° LSB and MSB need to do a little extra



361 design.34

Overflow

Decimal	Binary
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111

Decimal	2's Complement
0	0000
-1	1111
-2	1110
-3	1101
-4	1100
-5	1011
-6	1010
-7	1001
-8	1000

° Examples: $7 + 3 = 10$ but ...

° $-4 - 5 = -9$ but ...

$$\begin{array}{r}
 \begin{array}{ccccccc}
 0 & 1 & 1 & 1 & & & \\
 \swarrow & \swarrow & \swarrow & \swarrow & & & \\
 0 & 1 & 1 & 1 & 1 & 1 & 7 \\
 + & 0 & 0 & 1 & 1 & & 3 \\
 \hline
 1 & 0 & 1 & 0 & & & -6
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{ccccccc}
 1 & & & & & & \\
 \swarrow & & & & & & \\
 1 & 1 & 0 & 0 & & & -4 \\
 + & 1 & 0 & 1 & 1 & & -5 \\
 \hline
 0 & 1 & 1 & 1 & & & 7
 \end{array}
 \end{array}$$

361 design.35

Overflow Detection

° **Overflow:** the result is too large (or too small) to represent properly

• Example: $-8 \leq 4\text{-bit binary number} \leq 7$

° When adding operands with different signs, overflow cannot occur!

° Overflow occurs when adding:

- 2 positive numbers and the sum is negative
- 2 negative numbers and the sum is positive

° On your own: Prove you can detect overflow by:

• Carry into MSB ° Carry out of MSB

$$\begin{array}{r}
 \begin{array}{ccccccc}
 \boxed{0} & 1 & & & & & \\
 \swarrow & \swarrow & \swarrow & \swarrow & & & \\
 0 & 1 & 1 & 1 & 1 & 1 & 7 \\
 + & 0 & 0 & 1 & 1 & & 3 \\
 \hline
 1 & 0 & 1 & 0 & & & -6
 \end{array}
 \end{array}$$


$$\begin{array}{r}
 \begin{array}{ccccccc}
 \boxed{1} & 0 & & & & & \\
 \swarrow & \swarrow & & & & & \\
 1 & 1 & 1 & 0 & 0 & & -4 \\
 + & 1 & 0 & 1 & 1 & & -5 \\
 \hline
 0 & 1 & 1 & 1 & & & 7
 \end{array}
 \end{array}$$

361 design.36

Overflow Detection Logic

° Carry into MSB ° Carry out of MSB

- For a N-bit ALU: $\text{Overflow} = \text{CarryIn}[N - 1] \text{ XOR } \text{CarryOut}[N - 1]$




361 design.37

Zero Detection Logic

° Zero Detection Logic is just a one BIG NOR gate


- Any non-zero input to the NOR gate will cause its output to be zero



361 design.38

More Revised Diagram


- ° LSB and MSB need to do a little extra



361 design.39

But What about Performance?

- ° Critical Path of n-bit Ripple-carry adder is $n \cdot CP$




Design Trick: throw hardware at it

361 design.40


The Disadvantage of Ripple Carry

- ° The adder we just built is called a “Ripple Carry Adder”
 - The carry bit may have to propagate from LSB to MSB
 - Worst case delay for a N-bit adder: 2N-gate delay




361 design.41

Carry Look Ahead (Design trick: peek)



361 design.42

Plumbing as Carry Lookahead Analogy




361 design.43

The Idea Behind Carry Lookahead (Continue)

- Using the two new terms we just defined:
 - Generate Carry at Bit i $g_i = A_i \& B_i$
 - Propagate Carry via Bit i $p_i = A_i \text{ or } B_i$
- We can rewrite:
 - $Cin1 = g0 \mid (p0 \& Cin0)$
 - $Cin2 = g1 \mid (p1 \& g0) \mid (p1 \& p0 \& Cin0)$
 - $Cin3 = g2 \mid (p2 \& g1) \mid (p2 \& p1 \& g0) \mid (p2 \& p1 \& p0 \& Cin0)$
- Carry going into bit 3 is 1 if
 - We generate a carry at bit 2 ($g2$)
 - Or we generate a carry at bit 1 ($g1$) and bit 2 allows it to propagate ($p2 \& g1$)
 - Or we generate a carry at bit 0 ($g0$) and bit 1 as well as bit 2 allows it to propagate ($p2 \& p1 \& g0$)
 - Or we have a carry input at bit 0 ($Cin0$) and bit 0, 1, and 2 all allow it to propagate ($p2 \& p1 \& p0 \& Cin0$)

361 design.44


The Idea Behind Carry Lookahead



- ° Recall: $\text{CarryOut} = (B \& \text{CarryIn}) \mid (A \& \text{CarryIn}) \mid (A \& B)$
 - $\text{Cin2} = \text{Cout1} = (B1 \& \text{Cin1}) \mid (A1 \& \text{Cin1}) \mid (A1 \& B1)$
 - $\text{Cin1} = \text{Cout0} = (B0 \& \text{Cin0}) \mid (A0 \& \text{Cin0}) \mid (A0 \& B0)$
- ° Substituting Cin1 into Cin2:
 - $\text{Cin2} = (A1 \& A0 \& B0) \mid (A1 \& A0 \& \text{Cin0}) \mid (A1 \& B0 \& \text{Cin0}) \mid (B1 \& A0 \& B0) \mid (B1 \& A0 \& \text{Cin0}) \mid (B1 \& A0 \& \text{Cin0}) \mid (A1 \& B1)$
- ° Now define two new terms:
 - Generate Carry at Bit i $g_i = A_i \& B_i$
 - Propagate Carry via Bit i $p_i = A_i \text{ or } B_i$
 - READ and LEARN Details


361 design.45

Cascaded Carry Look-ahead (16-bit): Abstraction



361 design.46


2nd level Carry, Propagate as Plumbing



361 design.47

A Partial Carry Lookahead Adder


- ° It is very expensive to build a “full” carry lookahead adder
 - Just imagine the length of the equation for C_{in31}
- ° Common practices:
 - Connects several N-bit Lookahead Adders to form a big adder
 - Example: connects four 8-bit carry lookahead adders to form a 32-bit partial carry lookahead adder




361 design.48

Design Trick: Guess

$$CP(2n) = 2 * CP(n)$$




$$CP(2n) = CP(n) + CP(\text{mux})$$



361 design.49

Carry Select

- ° Consider building a 8-bit ALU
 - Simple: connects two 4-bit ALUs in series




361 design.50

Carry Select (Continue)


° Consider building a 8-bit ALU

- Expensive but faster: uses three 4-bit ALUs




361 design.51

Carry Skip Adder: reduce worst case delay



Just speed up the slowest case for each block

Exercise: optimal design uses variable block sizes



361 design.52

Additional MIPS ALU requirements

- Mult, MultU, Div, DivU (next lecture)
=> Need 32-bit multiply and divide, signed and unsigned
- Sll, Srl, Sra (next lecture)
=> Need left shift, right shift, right shift arithmetic by 0 to 31 bits
- Nor (leave as exercise to reader)
=> logical NOR or use 2 steps: (A OR B) XOR 1111.....1111

361 design.53

Elements of the Design Process

- Divide and Conquer (e.g., ALU)
 - Formulate a solution in terms of simpler components.
 - Design each of the components (subproblems)
- Generate and Test (e.g., ALU)
 - Given a collection of building blocks, look for ways of putting them together that meets requirement
- Successive Refinement (e.g., carry lookahead)
 - Solve "most" of the problem (i.e., ignore some constraints or special cases), examine and correct shortcomings.
- Formulate High-Level Alternatives (e.g., carry select)
 - Articulate many strategies to "keep in mind" while pursuing any one approach.
- Work on the Things you Know How to Do
 - The unknown will become "obvious" as you make progress.

361 design.54

Summary of the Design Process

Hierarchical Design to manage complexity

Top Down vs. Bottom Up vs. Successive Refinement

Importance of Design Representations:

Block Diagrams

Decomposition into Bit Slices

Truth Tables, K-Maps

Circuit Diagrams

top
down
↓

↑
bottom
up
mux design
meets at TT

Other Descriptions: state diagrams, timing diagrams, reg xfer, . . .

Optimization Criteria:

Gate Count — Area
[Package Count] /
Pin Out

Logic Levels } Delay Power
Fan-in/Fan-out
Cost Design time