## Placement

- The process of arranging the circuit components on a layout surface.
- Inputs: A set of fixed modules, a netlist.
- Goal: Find the best position for each module on the chip according to appropriate cost functions.
- Considerations: routability/channel density, wirelength, cut size, performance, thermal issues, $I / \bigcirc$ pads.


Density $=2(2$ tracks required $)$


## Estimation of Wirelength

- Semi-perimeter method: Half the perimeter of the bounding rectangle that encloses all the pins of the net to be connected. Most widely used approximation!
- Complete graph: Since \#edges in a complete graph $\left(\frac{n(n-1)}{2}\right)$ is $\frac{n}{2} \times \#$ of tree edges $(n-1)$, wirelength $\approx \frac{2}{n} \sum_{(i, j) \in \text { net }} \operatorname{dist}(i, j)$.
- Minimum chain: Start from one vertex and connect to the closest one, and then to the next closest, etc.
- Source-to-sink connection: Connect one pin to all other pins of the net. Not accurate for uncongested chips.
- Steiner-tree approximation: Computationally expensive.
- Minimum spanning tree

semi-perimeter len $=11$

complete graph len $* 2 / n=17.5$

chain len $=14$

source-to-sink len $=17$


Steiner tree len $=12$


Spanning tree len $=13$

## Min-Cut Placement

- Breuer, "A class of min-cut placement algorithms," DAC-77.
- Quadrature: suitable for circuits with high density in the center.
- Bisection: good for standard-cell placement.
- Slice/Bisection: good for cells with high interconnection on the periphery.


quadrature


6a5a6b $46 c 5 b 6 d$


slice/bisection

## Algorithm for Min-Cut Placement

```
Algorithm: Min_Cut_Placement(N,n,C)
/* N: the layout surface */
/* n: # of cells to be placed */
/* no: # of cells in a slot */
/* C: the connectivity matrix */
1 begin
2 if (n\leq no) then PlaceCells(N, n,C);
3 else
4 ( N
5 ( }n1,\mp@subsup{C}{1}{\prime}),(\mp@subsup{n}{2}{},\mp@subsup{C}{2}{})\leftarrow\operatorname{Partition(n,C);
6 Call Min_Cut_Placement ( }\mp@subsup{N}{1}{},\mp@subsup{n}{1}{},\mp@subsup{C}{1}{})\mathrm{ ;
7 Call Min_Cut_Placement ( N2, n2, C2);
8 end
```


## Quadrature Placement Example

- Apply K-L heuristic to partition + Quadrature Placement: Cost $C_{1}=4, C_{2 L}=C_{2 R}=2$, etc.



## Min-Cut Placement with Terminal Propagation

- Dunlop \& Kernighan, "A procedure for placement of standard-cell VLSI circuits," IEEE TCAD, Jan. 1985.
- Drawback of the original min-cut placement: Does not consider the positions of terminal pins that enter a region.
- What happens if we swap $\{1,3,6,9\}$ and $\{2,4,5,7\}$ in the previous example?
prefer to have them in R1



## Terminal Propagation

- We should use the fact that $s$ is in $L_{1}$ !

$P$ will stay in R1 for the rest of partitioning!
- When not to use $p$ to bias partitioning? Net $s$ has cells in many groups?
minimum rectilinear

> Steiner tree


Don't use p to bias the solution in either direction!


Use p!


## Terminal Propagation Example

- Partitioning must be done breadth-first, not depth-first.

with terminal
without terminal propagation propagation


## Placement by Simulated Annealing

- Sechen and Sangiovanni-Vincentelli, "The TimberWolf placement and routing package," IEEE J. Solid-State Circuits, Feb. 1985; "TimberWolf 3.2: A new standard cell placement and global routing package," DAC86.
- TimberWolf: Stage 1
- Modules are moved between different rows as well as within the same row.
- Modules overlaps are allowed.
- When the temperature is reached below a certain value, stage 2 begins.
- TimberWolf: Stage 2
- Remove overlaps.
- Annealing process continues, but only interchanges adjacent modules within the same row.


## Solution Space \& Neighborhood Structure

- Solution Space: All possible arrangements of the modules into rows, possibly with overlaps.
- Neighborhood Structure: 3 types of moves
- $M_{1}$ : Displace a module to a new location.
- $M_{2}$ : Interchange two modules.
- $M_{3}$ : Change the orientation of a module.



## Neighborhood Structure

- TimberWolf first tries to select a move between $M_{1}$ and $M_{2}: \operatorname{Prob}\left(M_{1}\right)=0.8, \operatorname{Prob}\left(M_{2}\right)=$ 0.2 .
- If a move of type $M_{1}$ is chosen and it is rejected, then a move of type $M_{3}$ for the same module will be chosen with probability 0.1.
- Restrictions: (1) what row for a module can be displaced? (2) what pairs of modules can be interchanged?
- Key: Range Limiter
- At the beginning, $\left(W_{T}, H_{T}\right)$ is very large, big enough to contain the whole chip.
- Window size shrinks slowly as the temperature decreases. Height and width $\propto$ $\log (T)$.
- Stage 2 begins when window size is so small that no inter-row module interchanges are possible.



## Cost Function

- Cost function: $C=C_{1}+C_{2}+C 3$.
- $C_{1}$ : total estimated wirelength.
$-C_{1}=\sum_{i \in N e t s}\left(\alpha_{i} w_{i}+\beta_{i} h_{i}\right)$
$-\alpha_{i}, \beta_{i}$ are horizontal and vertical weights, respectively. ( $\alpha_{i}=1, \beta_{i}=1 \Rightarrow \frac{1}{2} \times$ perimeter of the bounding box of Net i.)
- Critical nets: Increase both $\alpha_{i}$ and $\beta_{i}$.
- If vertical wirings are "cheaper" than horizontal wirings, use smaller vertical weights: $\beta_{i}<\alpha_{i}$.
- $C_{2}$ : penalty function for module overlaps.
$-C_{2}=\gamma \sum_{i \neq j} O_{i j}^{2}, \gamma$ : penalty weight.
- $O_{i j}$ : amount of overlaps in the $x$-dimension between modules $i$ and $j$.
- $C_{3}$ : penalty function that controls the row length.
$-C_{2}=\delta \sum_{r \in \text { Rows }}\left|L_{r}-D_{r}\right|, \delta$ : penalty weight.
- $D_{r}$ : desired row length.
- $L_{r}$ : sum of the widths of the modules in row $r$.


## Annealing Schedule

- $T_{k}=r_{k} T_{k-1}, k=1,2,3, \ldots$
- $r_{k}$ increases from 0.8 to max value 0.94 and then decreases to 0.8.
- At each temperature, a total \# of $n P$ attempts is made. $n$ : \# of modules; $P$ : user specified constant.
- Termination: $T<0.1$.

